University of Portland Bulletin 2016-2017

EE 437 Advanced Computer Architecture

Processor control unit design techniques. Pipelined data path and control unit design. Cache memory and cache coherency design techniques. Memory management using virtual memory. Case studies of contemporary high-performance computer architectures.

Prerequisite

EE 333 or CS 333
  • Up one level
  • 400